Support RISC-V RV32I specification

i.e, instruction set

Require memory model and syscalls

See also: https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf